150
edits
Mike suggested that we apply a known signal to the FPGA input to measure the noise produced by the processing VI.
We are sending a 0.1V
===== X noise (frequency domain) =====
[[File:2016.08.30-R02-
===== Y signal (time domain) =====
===== Y signal (frequency domain) =====
[[File:2016.08.30-R02-
|
edits